A series connected power semiconductor array, with digital control capability could be used for developing single phase AC regulators or other applications such as AC electronic loads. This technique together with an ordinary gapless transformer could be used to develop a low cost AC voltage regulator (AVR) to provide better or comparable specifications with bulky ferro-resonant AVR types. One primary advantage of the technique is that digital control can be used to minimize harmonics. Commencing with a review of AC voltage regulator techniques for single phase power conditioning systems, an analysis and design aspects of this technique is presented with experimental results for AVRs. Guidelines on how to utilize the technique in a generalized basis is also summarized together with a summary of a technique for achieving harmonic control.
Introduction
With the proliferation of electronic systems based on submicron feature transistors, power quality (PQ) has become a major concern for end users as well as distribution authorities around the world [1] [2] [3] [4] [5] [6] . Voltage sags and surges are a very common phenomenon in many distribution circuits, and it is particularly so in overloaded distribution systems. Voltage sags and surges seem to be distributed and tend to follow the daily loading patterns of the utility [2] . Extreme voltage fluctuations in many developing countries [7] and the need for lower cost products with easy manufacturability motivated the preliminary R & D work related to this specific technique. Figure 1 indicates a typical pattern of voltage fluctuations in an urban location sub-circuit in Sri Lanka [7] .
To improve the quality of power at the end user premises, three major considerations are voltage sags and surges, transient surges such as lightning or inductive energy dumps, and harmonics and flicker etc. An AC Voltage Regulator (AVR) is a particularly useful power conditioning equipment. The common AVR techniques used are: 1) motor driven variacs; 2) transformer tap changers; 3) ferro resonant regulators; 4) thyristor based systems (v) solid state AC regulators. Table 1 summarizes the performance of these commercial families in a practical stand point in order to compare with the new technique we introduce in the paper. The information is particularly applicable to the single phase systems used by the end users and with output ratings from few 100Watts to few kilowatts. Magnetic amplifier techniques [8] usable in large capacity single or 3 phase systems etc are not discussed here.
Given the above variety of techniques used in commercial circumstances [9] , a consistently popular technique has been the ferro-resonant type. Invented by Joseph Sola in the 1930s, this technique is popular due to its operational reliability, simple construction, and the ability to ride through a couple of AC cycles. However, this line frequency tuned LC resonant circuit based technique has the following disadvantages: 1) dissipates approximately 150 -250 watts per each KVA of its output, due to the gapped transformer operating near saturation; 2) output regulation is dependant on the power factor of the connected load [10] ; 3) various malfunctions when powered by a standby generator where the output frequency fluctuates with the load (due to LC circuit operating beyond resonance). Item 3) was a common occurrence in Sri Lanka during the drought periods with long power outages, where the first part of the work presented in the paper was carried out. In these cases frequent malfunctions of some commercial line interactive type UPS systems with ferro based AVRs were a common occurrence.
Apart from the above approaches used in commercial AVR techniques, there are few other published approaches to achieve AC voltage regulation in single phase power conditioners. Many of these are based on a series AC voltage component generated by a switching PWM scheme [11, 12] , or electronic transformers, which are also based on a PWM switching technique [13, 14] . Another variation of a PWM based series connected AC regulator technique is described in [15, 16] . The common problem in these are RFI/EMI due to PWM switching schemes, and the complex cost and manufacturing issues of adapting them to output power levels from few 100W to few kilowatts in single phase environments.
Given the above summary, key requirements in developing AVR techniques suitable for modern power conditioning requirements could be summarized as: a) Reliability of operation in surge-prone PQ environments; b) Efficiency under all load levels and load power factor situations; c) RFI/EMI minimization; d) Output harmonic minimization; e) Speed of the control loops within the regulator; f) Operability within the extremes of input line voltage limits; g) Energy storage for short duration ride through requirements. 5) Minimum RFI/EMI issues; 6) Lower harmonic distortion at output and less dependence on the load power factor; 7) Equal power dissipation and voltage distribution among transistor elements.
This technique works for both sags and swells without any transformer configuration changes, compared to the technique described in [21] . The technique in [21] with a claim for a high efficiency near 96% is only for a limited range of regulated output which should be lower than the incoming rail with a minimum input voltage of just 4 volts above the regulated output.
The same design approach in [17] [18] [19] [20] [21] [22] could also be used in developing an electronic AC load with digital control for harmonic minimization [23, 24] . The rest of the paper describes the fundamentals and two applications of the technique, with an in depth discussion on the technique as applied to a single phase, low power AVR with the potential to minimize the harmonics at the output using a digital technique.
Concept of Impedance Control and Implementation

Basic Concept of Series Power Semiconductor Array
A conceptual approach for changing the effective overall AC resistance of a power BJT array over a wide range is shown in Figure 2 . 
where R Array is the approximate effective instantaneous resistance at the AC input of the circuit in Figure 2 (c), i b is the instantaneous base current, i x is the amount of base current diverted by the opto transistors and R B is the resistance between collector and base of the n th transistor [22] . For the case of the 4 element array in Figure 2 (c),
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Note that the base emitter voltage drops are neglected in these approximations.
Based on the simplified relationship in Equation (3), the resistance between the collector and the emitter can be easily controlled either by varying R B or suitably changing i x . This in effect indicates that we need to control the ratio x b i i , which is defined as the base current diversion ratio (BCDR). This technique in addition provides the necessary electrical isolation between the low voltage control circuits and the power stage. In a practical application with Darlington pairs, the compound base emitter voltage will be between 1 to 2 Volts. This practically permits the concept of controlling the BCDR using opto isolators and similar low voltage control circuits. For details [23] is suggested. A similar design approach could be used with other power semiconductors such as MOSFETs and IGBTs, by modifying the above technique, a discussion of which is beyond the scope of the paper.
Limits and Boundaries of the Achievable AC Resistance
Due to Darlington pairs in Figure 2 (c) a cutoff condition is reached when the compound V BE value for the Darlington pair is approximately less than about 1.0 Volt. This occurs at a higher value of the opto transistor current and at that point the controllability of the array impedance diminishes. This is the case beyond the maximum BCDR, where the base current of each of the transistors is totally removed by the action of the optoisolators. Under this condition, the effective resistance of the array is not controlled by the transistors, except for the leakage effects. If the transistor leakage effects are neglected and the conditions in Equation (2) are maintained, the effective maximum resistance of the array reaches the value given by the series combination of the resistors
At the other extreme, when the current through the input diodes of the optoisolators is zero (the case of minimum BCDR), the effective resistance of the array reduces to B nR  . In between these two limits the overall resistance of the array, R CE , can be controlled by varying the current through the series connected diodes. From Equation (5) the maximum value of effective resistance for an array of 4 elements is approximately 2.1 R B , neglecting the effects of leakage currents in transistors. Equation (3) indicates that the minimum resistance for the array is approximately 4R B /β. This clearly indicates a wide range of ideal performance possible within the boundaries. If the array is to work as a high voltage capable switching element, the value of R B can be set to a suitable value for the designer to get the overall result of 4R B /β to reach the lowest necessary, based on the circuit components. For a 4-element array the ratio of off-impedance/on-impedance is around β/1.9 and for a well configured Darlington pair this can be in the range of 3 orders. However the maximum value is significantly lower than the expected due to leakage effects.
Also the graphs indicate the dependence of the effective resistance on the AC line voltage, due to device nonlinearities and the dependence of β on the instantaneous collector current over the AC cycle. Another practical situation is that the transistors could have non identical β values. However it is easy to compensate for this variation by slightly adjusting the R B values deviating from the relationship in Equation (2). Figure 3(a) indicates the basic approach where the transformer T 1 allows the boost or buck operation. If you consider that the transformer is an ideal one, where the series winding has N times the turns as in the primary winding which is in series with the power semiconductor array placed across the bridge points of the full wave rectifier. Under this arrangement, the following approximate relationship holds true, for any general load connected at the output.
Application Examples
Design of an AC Regulator Based on the Technique
where Out V and in V are the output and input voltages and L I is the load current in vectors respectively. Figure 3(b) indicates the phasor diagrams for the case where the input voltage ( in V ) is less than the required regulated output ( out V ). In this example we consider the load current is lagging the input voltage by an angle Φ. Based on the relationship in Equation (6) , and assuming that the impedance of the transistor array is purely resistive, and the transformer is ideal with no leakage inductances or resistances, the control circuits could regulate the output voltage, by maintaining the regulated V out within the arc of the circle with a radius of out V in the region where the tangential points of the worst case phase angles of the load falls within ±Φ max . Beyond these limits of the tangential points T and T ' of the phasor diagram, regulation is not possible, for a given turns ratio N.
Few interesting and practically useful observation are that, 1) If the load is purely resistive, the regulated output voltage will be in phase with the input voltage;
2) For a given input voltage if the transformer is configured to have the case of
in the array is minimum;
3) Condition 2) above suggests having multiple taps in the transformer, to have the best efficiency under wide range of input voltage fluctuations; 4) When the transformer turns ratio increases, the allowable phase angle of the load decreases. Figure 3(c) indicates the case of phasor diagram, where the input voltage is higher than the required regulated output voltage. In this situation, by creating a higher voltage across the array, and practically reversing the voltage at the primary winding, the regulation is achieved. In case the load is purely resistive, as expected the regulated output will be in phase with the input voltage. Also in this situation, when the input voltage rises above the required regulated output value, it is possible to reverse the connections of the primary winding, so that the dissipation across the array is reduced. In Figures 3(b) and 3(c) the arc included within T and T ' indicates the limits of the reactive component of the load to achieve regulation, assuming that the transformer is considered ideal.
As shown in the phasor diagrams the technique is useful in situations with non resistive loads as well, while regulating the output for both voltage sags and surges with out any transformer configuration changes. Figure 4(a) indicates the implementation block diagram of a 230 V/50 Hz capable 1 KVA regulator based on the technique [17, 18] developed to overcome the frequency sensitivity, waveform distortion and the lower overall efficiency of the commonly used ferro-resonant regulators and the slow response of motor driven variacs [26, 27] . To cater for the worst case line voltage situations such as in [8] , this AVR prototype was developed to operate within a wide range such as from 160 V to 260 V. For RMS output voltage control, the effective resistance of the array is varied depending on the load and the input voltage. RMS control circuit compares the actual AC output sample, converted to a DC value using an RMS-DC converter IC, with a reference DC voltage. Current injection circuit adjusts the current injected into the series connected input diodes of the opto isolator, based on the output of the RMS control circuits. This effectively controls the value of R array in such a way that the loop keeps the output RMS value regulated at a preset value such as 230 V, for a wide range of input voltages.
Figures 4(b1) to 4(b3) indicate the measured performance of an AVR prototype of output capacity of 1kVA based on Darlington pairs of 2N3773 and 2N4923 [17] . Load regulation graph in Figure 4(b1) indicates that the prototype regulates around 230 ± 6% V AC within an input voltage range of 170 V to over 250 V. The line regulation graph in Figure 4(b2) indicates that the technique is usable almost up to 160 V, however needs adjusting the lowest possible resistance of the array.
As per graph of Figure 4 (b3) we see that the efficiency keeps dropping as the input voltage keeps increasing towards the nominal regulated value of 230 V. In the particular prototype tested [17] , we have used a transformer with a turns ratio (N) of 70/160, where the array is expected to have the lowest resistance, at a worst case of input voltage of 160 V rms. If the input voltage reaches 230 V rms, the primary winding should have zero value so that the correction applied at the secondary side is zero. This indicates that the quantity should be equal to In this prototype where the efficiency is optimized around 160 V, as the input voltage increases the efficiency drops. However the overall performance is comparable with a similar capacity ferro-resonant version. As discussed in a previous paragraph, by using multiple taps and reversing taps under surge voltage conditions at the input overall efficiency could be improved.
This gapless transformer based technique can be enhanced with a digital control subsystem to minimize the harmonics at the output. By suitable control circuitry, transformer tap changes can also be incorporated to further enhance the overall efficiency, recognizing the fact that the technique has a higher efficiency at the worst case sags, where only a minimum resistance value of the array is required as per Equation (6).
Electronic AC Load
Another useful application of the technique is in an electronic AC load. The design approach for an AC electronic load with processor control is indicated in [23] [24] [25] . A discussion on this is beyond the scope of this paper.
Processor Based Approach for Linearizing of the Array Resistance
Given the non-linear behaviour of the transistor array as per Figure 2(d) , the instantaneous current in the array will be nonlinear under general conditions, and will depend on the instantaneous AC line voltage as well as the dependency of the gain of transistor on its collector current. In order to control the non linearity of the value of 
K, ' F I and p are the parameters for opto isolator pairs [27] .
From the basic transistor parameter relationships and assuming that all transistors are identical, 
where q is the electron charge, k is the Boltzmann constant and T is the absolute temperature of the transistor junction. I s is the saturation current for the identical transistors Q 1 to Q 4 in Figure 2(c) .
By substituting the relationships in Equation (7) and (8) in Equation (3), ' 4 1
With suitable mathematical manipulations [23] , we can also arrive at the following relationship for voltage across the array (V CE ) and the opto-diode forward current (I F ) for a given R CE value, neglecting the v BE compared to the instantaneous values of v CE .
Based on the relationship of Equation (10) and using experimental data similar to Figure 2(d) for the circuit arrangement in Figure 2(c) , curve fitting techniques can be used to obtain the logarithmic relationships for voltage across the array (V CE ) and the current fed through the photo diodes (I F ) of the opto isolator for each value of expected array resistance. Implementation of this is shown in Figure 5 depicting the hardware block diagram and the flow chart applicable. By plotting these curves from the experimental results (which tallies with the SPICE simulation results) together with a straight line fit, it could be easily seen that a reasonably accurate values for m and c values for a straight line approximation can be obtained. Two selected examples from [25] are shown for array resistances of 500 Ω and 50 Ω in Figure 6 . From these graphs, one can see that the relationship is very close to a straight line fit, with matching R 2 values close to 1. Given these relationships for a particular case of a transistor array, the values of m and c can be fed into the digital control algorithm, in an overall arrangement as in Figure 5(a) . A look up table can store the experimental values for the particular array, and then derive the approximate values m and c suitable for each case of a straight line fit.
The above discussion leads towards the digital control approach to solve the linearity issue of the array, by controlling the two parameters m and c indicated above. Using a digital control algorithm, injected opto diode current can be controlled to adjust the instantaneous current through the array, by taking relatively larger number of samples of the AC voltage waveform via sampling. Overall effect of the processor based system is to control the opto diode current to achieve the expected impedance, based on the behaviour of the array as per Figure 2(c) during each sampling period. 1 kHz sampling rate was used in the proof of concept system. With the sampling of the instantaneous AC line voltage, microprocessor program calculates the required opto diode current (output from the DAC) over each sampling period within the 50 or 60 Hz AC cycle. More details are available in [25] and a related US patent application. Figure 7 compares the array performance with and without digital control at different resistance settings. It is clear from these oscillographs forms that the digital control technique reduces the harmonics in the waveform. These results were obtained in an electronic AC load capable of 150 VA capacity, based on an 8 bit Zilog Z8 Encore processor [25] . Figure 8 indicates the fast Fourier transforms (FFT) of the current waveform at 1.3 A with and without the digital controller. This FFT plots indicates that the technique reduces the 3 rd , 5 th , 7 th and 9 th harmonic etc by significant amounts, proving that the algorithmic approaches used is clearly suitable. More information is available in [23] .
Overall achievements in this work are: 1) A versatile AC impedance control technique which can be used in applications such as AVRs and power conditioners;
2) A new digital control technique where additional digital waveform control can be added to the system to minimize harmonics in the current waveforms. 
Conclusions
The concept of using a series transistor array with opto isolator based isolation can be used in several AC power control applications suitable for low power and single phase requirements. Paper provides a general analysis of the array, and the design details of a 1 KVA capacity AVR prototype, which can be extended into other power levels. One secondary advantage of the technique is its ability to incorporate digital control algorithms to minimize harmonics due to the non linear nature of the power semiconductor array. Given these details, the technique could be used to develop AVRs with performance far superior to ferro-resonant versions and other slow responding transformer tap changers etc.
In addition, this technique has the potential to combine with common AVR techniques such as transformer tap changers etc for higher overall efficiency. Another possible application is in electronic AC loads with harmonic control. 
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